Xilinx Zynq-7000 User Manual page 22

Memory interface solutions
Hide thumbs Also See for Zynq-7000:
Table of Contents

Advertisement

X-Ref Target - Figure 1-2
3. Click Next to proceed to the Project Name page
and Project Location. Based on the details provided, the project is saved in the
directory.
X-Ref Target - Figure 1-3
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
Figure 1-2: Create a New Vivado Tool Project
Figure 1-3: Project Name
www.xilinx.com
(Figure
1-3). Enter the Project Name
Send Feedback
22

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Zynq-7000 and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

7 series

Table of Contents

Save PDF