Xilinx Zynq-7000 User Manual page 107

Memory interface solutions
Hide thumbs Also See for Zynq-7000:
Table of Contents

Advertisement

CE_FFA[31:0]
This register stores the address (Bits[31:0]) of the first occurrence of an access with a
correctable error. When the CE_STATUS bit in the ECC Status register is cleared, this register
is re-enabled to store the address of the next correctable error. Storing of the failing address
is enabled after reset.
Table 1-28: Correctable Error First Failing Address [31:0] Register Bit Definitions
Bits
Name
31:0
CE_FFA[31:0]
CE_FFA[63:32]
This register is unused if C_S_AXI_ADDR_WIDTH < 33.
Note:
This register stores the address (Bits[63:32]) of the first occurrence of an access with a
correctable error. When the CE_STATUS bit in the ECC Status register is cleared, this register
is re-enabled to store the address of the next correctable error. Storing of the failing address
is enabled after reset.
Table 1-29: Correctable Error First Failing Address [63:32] Register Bit Definitions
Bits
Name
31:0
CE_FFA[63:32]
CE_FFD[31:0]
This register stores the (corrected) failing data (Bits[31:0]) of the first occurrence of an
access with a correctable error. When the CE_STATUS bit in the ECC Status register is cleared,
this register is re-enabled to store the data of the next correctable error. Storing of the
failing data is enabled after reset.
Table 1-30: Correctable Error First Failing Data [31:0] Register Bit Definitions
Bits
Name
31:0
CE_FFD[31:0]
CE_FFD[63:32]
This register stores the (corrected) failing data (Bits[63:32]) of the first occurrence of an
access with a correctable error. When the CE_STATUS bit in the ECC Status register is cleared,
Zynq-7000 AP SoC and 7 Series FPGAs MIS v4.1
UG586 November 30, 2016
Chapter 1: DDR3 and DDR2 SDRAM Memory Interface Solution
Core Access
Reset Value
R
0
Core Access
Reset Value
R
0
Core Access
Reset Value
R
0
www.xilinx.com
Description
Address (Bits[31:0]) of the first occurrence of a
correctable error
Description
Address (Bits[63:32]) of the first occurrence of a
correctable error.
Description
Data (Bits[31:0]) of the first occurrence of a
correctable error.
107
Send Feedback

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Zynq-7000 and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

7 series

Table of Contents

Save PDF