Table 11-21 Bit Functions Of The Itm Control Register; Figure 11-14 Itm Control Register Bit Assignments - ARM Cortex-M3 Technical Reference Manual

Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

System Debug
Field
Name
[31:23]
-
[22:16]
ATBID
[15:10]
-
[9:8]
TSPrescale
11-30
ITM Control Register
Use this register to configure and control ITM transfers.
Note
You can only write to this register in privilege mode.
The register address, access type, and Reset state are:
Access
Read/write
Address
0xE0000E80
Reset
0x00000000
Figure 11-14 shows the ITM Control Register bit assignments.
Table 11-21 describes the fields of the ITM Control Register.
Definition
0b000000000
ATB ID for CoreSight system
0b000000
Timestamp prescaler
0b00 = no prescaling
0b01 = divide by 4
0b10 = divide by 16
0b11 = divide by 64
Copyright © 2005, 2006 ARM Limited. All rights reserved.

Figure 11-14 ITM Control Register bit assignments

Table 11-21 Bit functions of the ITM Control Register

ARM DDI 0337B

Advertisement

Table of Contents
loading

Table of Contents