ARM Cortex-M3 Technical Reference Manual page 353

Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

Embedded Trace Macrocell
The final address byte uses bits [7:6] set to 0b01 to indicate the end of the address field.
Exception data follows this field. Exception byte 0 sets bit [7] to 1 if a second exception
byte follows. If there is no exception present, and only address bits [6:1] change, then a
single byte is used. If an exception is present, then at least two bytes are used to signal
the address.
When turning off trace immediately before entry to an exception handler, the ETM
remains enabled until the exception is taken. This enables it to trace the branch address,
exception type and resume information.
ARM DDI 0337B
Copyright © 2005, 2006 ARM Limited. All rights reserved.
15-13

Advertisement

Table of Contents
loading

Table of Contents