Table 13-5 Current Output Speed Divisors Register Bit Assignments; Figure 13-3 Supported Port Size Register Bit Assignments; Figure 13-4 Current Output Speed Divisors Register Bit Assignments - ARM Cortex-M3 Technical Reference Manual

Hide thumbs Also See for Cortex-M3:
Table of Contents

Advertisement

ARM DDI 0337B
Figure 13-3 shows the bit assignments.
Current Port Size Register
This register is read/write. The Current Port Size Register has the same format as the
Supported Port Sizes register but only one bit is set, and all others must be zero. Writing
values with more than one bit set or setting a bit that is not indicated as supported is not
supported and causes unpredictable behavior.
It is more convenient to use the same format as the Supported Port Sizes register
because it saves on having to decode the sizes later on in the device and also maintains
the format from the other register bank for checking for valid assignments.
On reset this defaults to the smallest possible port size, 1 bit, and so reads as
Current Output Speed Divisors Register
Use the Current Output Speed Divisors Register to scale the baud rate of the
asynchronous output.
Figure 13-4 shows the fields of the Current Output Speed Divisors Register.

Figure 13-4 Current Output Speed Divisors Register bit assignments

Table 13-5 describes the fields of the Current Output Speed Divisors Register.

Table 13-5 Current Output Speed Divisors Register bit assignments

Field
[31:13]
[12:0]
Copyright © 2005, 2006 ARM Limited. All rights reserved.

Figure 13-3 Supported Port Size Register bit assignments

Name
Definition
-
Reserved. RAZ/SBZP
PRESCALER
Divisor for TRACECLKIN is Prescaler + 1
Trace Port Interface Unit
.
0x00000001
13-9

Advertisement

Table of Contents
loading

Table of Contents