Table of Contents
Advertisement
Signal Descriptions
A.11
ETM interface
Name
ETMTRIGGER[3:0]
ETMTRIGINOTD[3:0]
ETMIVALID
ETMIA[31:1]
ETMICCFAIL
ETMIBRANCH
ETMIINDBR
ETMINTSTAT[2:0]
ETMINTNUM[8:0]
ETMFLUSH
ETMPWRUP
ETMDVALID
ETMCANCEL
ETMFINDBR
ETMFOLD
DSYNC
A-12
Table A-11 lists the signals of the ETM interface.
Direction
Description
Output
Trigger from DWT. One bit for each of the four DWT comparators.
Output
Indicates if the ETM is triggered on an instruction or data match.
Output
Instruction valid.
Output
PC of the instruction being executed.
Output
Condition Code fail. Indicates if the current instruction has failed or passed its
conditional execution check.
Output
Opcode is a branch target.
Output
Opcode is an indirect branch target.
Output
Interrupt status. Marks interrupt status of current cycle.
000 - no status
001 - interrupt entry
010 - interrupt exit
011 - interrupt return
100 - vector fetch and stack push.
ETMINTSTAT entry/return is asserted in the first cycle of the new interrupt
context. Exit occurs without ETMIVALID.
Output
Marks the interrupt number of the current execution context.
Output
A PC modifying opcode has executed, or an interrupt push/pop has started.
Output
ETM is enabled
Output
Data valid
Output
Instruction cancelled
Input
Flush is indirect. Marks flush hint destination cannot be inferred from the PC.
Opcode fold. An IT or NOP opcode has been folded in this cycle. PC advances
past the current (16-bit) opcode plus the IT/NOP instruction (16 bits). This is
reflected in the ETMIA.
Synchronization pulse from DWT.
Copyright © 2005, 2006 ARM Limited. All rights reserved.
Table A-11 ETM interface
ARM DDI 0337B
Advertisement
Table of Contents
