Table 3-10 Etm Registers - ARM Cortex-M3 Technical Reference Manual

Hide thumbs Also See for Cortex-M3:

Table of Contents

Embedded Trace Macrocell registers

Configuration Code

Trigger event

ASIC Control

System Configuration

TraceEnable Event

TraceEnable Control 1

FIFOFULL Region

FIFOFULL Level

Address Comparators

External Outputs

CID Comparators

Implementation specific

Synchronization Frequency

Configuration Code Extension

Extended External Input Selector

ARM DDI 0337B

Table 3-10 gives a summary of the Embedded Trace Macrocell (ETM) registers. For a

detailed description of the ETM registers, see Chapter 15 Embedded Trace Macrocell.

Read-only or read/write

Write-only or read/write

System Control

Table 3-10 ETM registers

0xE0041018, 0xE004101C

0xE0041030-0xE004103C

0xE0041040- 0xE004113C

0xE0041140-0xE004157C

0xE0041194, 0xE0041198

0xE00411A0-0xE00411AC

0xE00411B0-0xE00411BC

0xE00411C0-0xE00411DC