Contents
iv
4.1
About the memory map .............................................................................. 4-2
4.2
Bit-banding ................................................................................................. 4-5
4.3
ROM memory table .................................................................................... 4-8
5.1
5.2
Exception types .......................................................................................... 5-3
5.3
Exception priority ........................................................................................ 5-5
5.4
Privilege and stacks .................................................................................... 5-8
5.5
Pre-emption .............................................................................................. 5-10
5.6
Tail-chaining ............................................................................................. 5-13
5.7
Late-arriving .............................................................................................. 5-14
5.8
Exit ............................................................................................................ 5-16
5.9
Resets ...................................................................................................... 5-19
5.10
5.11
5.12
Abort model .............................................................................................. 5-26
5.13
Activation levels ........................................................................................ 5-31
5.14
Flowcharts ................................................................................................ 5-33
6.1
Cortex-M3 clocking ..................................................................................... 6-2
6.2
Cortex-M3 resets ........................................................................................ 6-4
6.3
7.1
7.2
8.1
About the NVIC ........................................................................................... 8-2
8.2
8.3
9.1
About the MPU ........................................................................................... 9-2
9.2
9.3
9.4
MPU aborts ............................................................................................... 9-16
9.5
9.6
10.1
About core debug ..................................................................................... 10-2
Copyright © 2005, 2006 ARM Limited. All rights reserved.
ARM DDI 0337B