Table A-8 Private Peripheral Bus Interface - ARM Cortex-M3 Technical Reference Manual

A.8 Private Peripheral Bus interface
Name Direction
PADDR[19:2] Output
PADDR31 Output
PSEL Output
PENABLE Output
PWDATA[31:0] Output
PWRITE Output
PRDATA[31:0] Input
ARM DDI 0337B
Table A-8 lists the signals of the DCode interface.
Description
17-bit address. Only the bits that are relevant to the External Private Peripheral Bus are
driven.
This signal is driven HIGH when the AHB-AP is the requesting master. It is driven
LOW when DCore is the requesting master.
Indicates that a data transfer is requested.
Strobe to time all accesses. Used to indicate the second cycle of an APB transfer.
32-bit write data bus.
Write not read.
Read data bus.
Copyright © 2005, 2006 ARM Limited. All rights reserved.

Table A-8 Private Peripheral Bus interface

Signal Descriptions
A-9