Table of Contents
Advertisement
Nested Vectored Interrupt Controller
Field
Name
Definition
[31]
NOREF
1 = the reference clock is not provided.
[30]
SKEW
1 = the calibration value is not exactly 10ms because of clock frequency. This could affect its
suitability as a software real time clock.
[23:0]
TENMS
This value is the Reload value to use for 10ms timing. Depending on the value of SKEW, this might
be exactly 10ms or might be the closest value.
If this reads as 0, then the calibration value is not known. This is probably because the reference
clock is an unknown input from the system or scalable dynamically.
8-12
Table 8-6 describes the fields of the SysTick Calibration Value Register.
Table 8-6 SysTick Calibration Value Register bit assignments
Interrupt Set-Enable Registers
Use the Interrupt Set-Enable Registers to:
•
enable interrupts
•
determine which interrupts are currently enabled.
Each bit in the register corresponds to one of 32 interrupts. Setting a bit in the Interrupt
Set-Enable Register enables the corresponding interrupt.
When the enable bit of a pending interrupt is set, the processor activates the interrupt
based on its priority. When the enable bit is clear, asserting its interrupt signal pends the
interrupt, but the interrupt cannot be activated, regardless of its priority. Therefore, a
disabled interrupt can serve as a latched general-purpose I/O bit. You can read it and
clear it without invoking an interrupt.
Clear an Interrupt Set-Enable Register bit by writing a 1 to the corresponding bit in the
Interrupt Clear-Enable Register (see Interrupt Clear-Enable Registers on page 8-13).
Note
Clearing an Interrupt Set-Enable Register bit does not affect currently active interrupts.
It only prevents new activations.
The register address, access type, and Reset state are:
Address
0xE000E100-0xE000E11C
Access
Read/write
Reset state
0x00000000
Copyright © 2005, 2006 ARM Limited. All rights reserved.
ARM DDI 0337B
Advertisement
Table of Contents
