Table 3-9 Tpiu Registers - ARM Cortex-M3 Technical Reference Manual

Hide thumbs Also See for Cortex-M3:

Table of Contents

System Control

Trace Port Interface Unit registers

Name of register

MPU Alias 2 Region Attribute and Size register

MPU Alias 3 Region Base Address register

MPU Alias 3 Region Attribute and Size register

Table 3-9 gives a summary of the Trace Port Interface Unit (TPIU) registers. For a

detailed description of the TPIU registers, see Chapter 13 Trace Port Interface Unit.

Name of register

Supported Port Sizes Register

Current Port Size Register

Current Output Speed Divisors Register

Selected Pin Protocol Register

Formatter and Flush Status Register

Formatter and Flush Control Register

Formatter Synchronization Counter Register

Integration Register: ITATBCTR2

Integration Register: ITATBCTR0

Table 3-8 MPU registers (continued)

Table 3-9 TPIU registers

0x00 or 0x102

ARM DDI 0337B