Table 179. Host-Mode Control And Status Registers (Csrs) - ST STM32F40 Series Reference Manual

Hide thumbs Also See for STM32F40 Series:
Table of Contents

Advertisement

RM0090
Table 178. Core global control and status registers (CSRs) (continued)
Acronym
OTG_HS_GINTSTS
OTG_HS_GINTMSK
OTG_HS_GRXSTSR
OTG_HS_GRXSTSP
OTG_HS_GRXFSIZ
OTG_HS_GNPTXFSIZ/
OTG_HS_TX0FSIZ
OTG_HS_GNPTXSTS
OTG_HS_GCCFG
OTG_HS_CID
OTG_HS_HPTXFSIZ
OTG_HS_DIEPTXFx
Host-mode CSR map
These registers must be programmed every time the core changes to host mode.

Table 179. Host-mode control and status registers (CSRs)

Acronym
OTG_HS_HCFG
OTG_HS_HFIR
OTG_HS_HFNUM
OTG_HS_HPTXSTS
OTG_HS_HAINT
OTG_HS_HAINTMSK
Address
offset
0x014
OTG_HS core interrupt register (OTG_HS_GINTSTS) on page 1194
0x018
OTG_HS interrupt mask register (OTG_HS_GINTMSK) on page 1198
0x01C
OTG_HS Receive status debug read/OTG status read and pop registers
(OTG_HS_GRXSTSR/OTG_HS_GRXSTSP) on page 1201
0x020
0x024
OTG_HS Receive FIFO size register (OTG_HS_GRXFSIZ) on page 1202
OTG_HS nonperiodic transmit FIFO size/Endpoint 0 transmit FIFO size
0x028
register (OTG_HS_GNPTXFSIZ/OTG_HS_TX0FSIZ) on page 1203
OTG_HS nonperiodic transmit FIFO/queue status register
0x02C
(OTG_HS_GNPTXSTS) on page 1203
OTG_HS general core configuration register (OTG_HS_GCCFG) on
0x038
page 1206
0x03C
OTG_HS core ID register (OTG_HS_CID) on page 1207
OTG_HS Host periodic transmit FIFO size register (OTG_HS_HPTXFSIZ) on
0x100
page 1207
0x104
0x124
OTG_HS device IN endpoint transmit FIFO size register
(OTG_HS_DIEPTXFx) (x = 1..7, where x is the FIFO_number) on page 1207
...
0x13C
Offset
address
0x400
OTG_HS host configuration register (OTG_HS_HCFG) on page 1208
0x404
OTG_HS Host frame interval register (OTG_HS_HFIR) on page 1209
OTG_HS host frame number/frame time remaining register
0x408
(OTG_HS_HFNUM) on page 1209
OTG_HS_Host periodic transmit FIFO/queue status register
0x410
(OTG_HS_HPTXSTS) on page 1210
OTG_HS Host all channels interrupt register (OTG_HS_HAINT) on
0x414
page 1211
OTG_HS host all channels interrupt mask register (OTG_HS_HAINTMSK)
0x418
on page 1211
Doc ID 018909 Rev 4
USB on-the-go high-speed (OTG_HS)
Register name
Register name
1180/1422

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F40 Series and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

Stm32f41 seriesStm32f42 seriesStm32f43 seriesRm0090

Table of Contents

Save PDF