Table of Contents
Advertisement
RM0351
Bit 2 NF: START bit Noise detection flag
Note: This bit does not generate an interrupt as it appears at the same time as the RXNE bit
Bit 1 FE: Framing error
Bit 0 PE: Parity error
37.7.7
Interrupt flag clear register (LPUART_ICR)
Address offset: 0x20
Reset value: 0x0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:21 Reserved, must be kept at reset value.
Bit 20 WUCF: Wakeup from Stop mode clear flag
Note: If the LPUART does not support the wakeup from Stop feature, this bit is reserved and
Bits 19:18 Reserved, must be kept at reset value.
Bit 17 CMCF: Character match clear flag
Bits 16:10 Reserved, must be kept at reset value.
Bit 9 CTSCF: CTS clear flag
Bits 8:7 Reserved, must be kept at reset value.
Low-power universal asynchronous receiver transmitter (LPUART)
This bit is set by hardware when noise is detected on the START bit of a received frame. It is
cleared by software, writing 1 to the NFCF bit in the LPUART_ICR register.
0: No noise is detected
1: Noise is detected
which itself generates an interrupt. An interrupt is generated when the NF flag is set
during multibuffer communication if the EIE bit is set.
This bit is set by hardware when a de-synchronization, excessive noise or a break character
is detected. It is cleared by software, writing 1 to the FECF bit in the LPUART_ICR register.
An interrupt is generated if EIE = 1 in the LPUART_CR1 register.
0: No Framing error is detected
1: Framing error or break character is detected
This bit is set by hardware when a parity error occurs in receiver mode. It is cleared by
software, writing 1 to the PECF in the LPUART_ICR register.
An interrupt is generated if PEIE = 1 in the LPUART_CR1 register.
0: No parity error
1: Parity error
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
CTSCF
w
Writing 1 to this bit clears the WUF flag in the LPUART_ISR register.
forced by hardware to '0'.
Writing 1 to this bit clears the CMF flag in the LPUART_ISR register.
Writing 1 to this bit clears the CTSIF flag in the LPUART_ISR register.
24
23
22
Res.
Res.
Res.
8
7
6
Res.
Res.
TCCF
w
DocID024597 Rev 3
21
20
19
18
Res.
WUCF
Res.
Res.
w
5
4
3
2
Res.
IDLECF ORECF
NCF
w
w
w
17
16
CMCF
Res.
w
1
0
FECF
PECF
w
w
1279/1693
1282
Advertisement
Table of Contents
Need help?
Do you have a question about the STM32L4x6 and is the answer not in the manual?
Questions and answers