Instruction Execution Timing - Freescale Semiconductor MCF52277 Reference Manual

Table of Contents

Advertisement

Table 3-10. D1 Hardware Configuration Information Field Description
Field
31–30
Cache line size. This field is fixed to a hex value of 0x0 indicating a 16-byte cache line size.
CLSZ
29–28
Configurable cache associativity.
CCAS
00
Four-way
01
Direct mapped (This is the value used for this device)
Else Reserved for future use
27–24
Configurable cache size. Indicates the amount of instruction/data cache. The cache configuration options
CCSZ
available are 50% instruction/50% data, 100% instruction, or 100% data, and are specified in the CACR register.
0000 No configurable cache
0001 512B configurable cache
0010 1KB configurable cache
0011 2KB configurable cache
0100 4KB configurable cache
0101 8KB configurable cache (This is the value used for this device)
0110 16KB configurable cache
0111 32KB configurable cache
Else
Reserved
23–16
Reserved.
15–14
Bus size. Defines the width of the ColdFire master bus datapath.
MBSZ
00
32-bit system bus datapath (This is the value used for this device)
01
64-bit system bus datapath
Else Reserved
13–8
Reserved, resets to 0b010000
7–4
SRAM bank size.
SRAMSZ
0000 No SRAM
0001 512 bytes
0010 1 Kbytes
0011 2 Kbytes
0100 4 Kbytes
0101 8 Kbytes
0110 16 Kbytes
0111 32 Kbytes
1000 64 Kbytes
1001 128 Kbytes (This is the value used for this device)
Else Reserved for future use
3-0
Reserved.
3.3.5

Instruction Execution Timing

This section presents processor instruction execution times in terms of processor-core clock cycles. The
number of operand references for each instruction is enclosed in parentheses following the number of
processor clock cycles. Each timing entry is presented as C(R/W) where:
C is the number of processor clock cycles, including all applicable operand fetches and writes, and
all internal core cycles required to complete the instruction execution.
R/W is the number of operand reads (R) and writes (W) required by the instruction. An operation
performing a read-modify-write function is denoted as (1/1).
Freescale Semiconductor
Description
MCF52277 Reference Manual, Rev. 1
ColdFire Core
3-25

Advertisement

Table of Contents
loading

Table of Contents