Sign In
Upload
Download
Table of Contents
Contents
Add to my manuals
Delete from my manuals
Share
URL of this page:
HTML Link:
Bookmark this page
Add
Manual will be automatically added to "My Manuals"
×
Bookmark added
×
Added to my manuals
Manuals
Brands
Freescale Semiconductor Manuals
Computer Hardware
MCF52277
Reference manual
Table Of Contents - Freescale Semiconductor MCF52277 Reference Manual
Hide thumbs
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
Table Of Contents
801
page
of
801
Go
/
801
Contents
Table of Contents
Bookmarks
Table of Contents
Advertisement
Table Of Contents
Mcf52277 Reference Manual,
22
About This Book
23
General Information
26
Acronyms And Abbreviations
28
Revision History
31
Mcf5227X Family Comparison
33
Block Diagram
35
Features
36
Phase Locked Loop (Pll)
37
Liquid Crystal Display Controller (Lcdc)
38
Sdr/Ddr Sdram Controller
39
Real Time Clock
40
Pulse Width Modulation (Pwm) Module
41
Dma Controller
42
Internal Peripheral Space
43
Documentation
44
Introduction
45
Signal Primary Functions
50
Pll And Clock Signals
51
Sdram Controller Signals
52
Serial Boot Facility Signals
53
Lcd Controller Signals
54
Universal Serial Bus (Usb) On-The-Go Signals
55
Uart Module Signals
56
Dma Timer Signals
57
Test Signals
59
Memory Map/Register Description
62
Data Registers (D0–D7)
64
Supervisor/User Stack Pointers (A7 And Other_A7)
65
Condition Code Register (Ccr)
66
Program Counter (Pc)
67
Status Register (Sr)
68
Functional Description
69
Instruction Set Architecture (Isa_A+)
74
Exception Processing Overview
75
Exception Stack Frame Definition
77
Processor Exceptions
78
Address Error Exception
79
Debug Interrupt
81
Interrupt Exception
82
Reset Exception
82
Instruction Execution Timing
85
Move Instruction Execution Times
86
Miscellaneous Instruction Execution Times
90
Emac Instruction Execution Times
91
Memory Map/Register Definition
95
Mask Register (Mask)
97
Accumulator Registers (Acc0–3)
98
Accumulator Extension Registers (Accext01, Accext23)
99
Fractional Operation Mode
102
Emac Instruction Set Summary
104
Data Representation
106
Cache Control Register (Cacr)
115
Access Control Registers (Acr0, Acr1)
118
Memory Reference Attributes
120
Cache Miss Fetch Algorithm/Line Fills
121
Initialization/Application Information
126
Power Management
127
Modes Of Operation
132
Pll Control Register (Pcr)
134
Pll Status Register (Psr)
136
Lock Conditions
137
System Clock Modes
138
Clock Operation During Reset
139
Wake-Up Control Register (Wcr)
142
Peripheral Power Management Set Register (Ppmsr)
143
Peripheral Power Management Clear Register (Ppmcr)
144
Low-Power Control Register (Lpcr)
147
Limp Mode
148
Peripheral Behavior In Low-Power Modes
149
Clock Module
151
Reset Controller
151
Lcd Controller
154
External Signal Descriptions
158
Chip Configuration Register (Ccr)
159
Reset Configuration Register (Rcon)
160
Chip Identification Register (Cir)
161
Clock-Divider Register (Cdr)
164
Boot Configuration
170
Low Power Configuration
171
Serial Boot Facility Control Register (Sbfcr)
175
Reset Configuration And Optional Boot Load
177
Initialization Information
178
Fast_Read Feature Initialization
179
External Signal Description
182
Reset Control Register (Rcr)
183
Reset Control Flow
185
Concurrent Resets
187
Peripheral Access Control Registers (Pacrx)
191
Core Watchdog Control Register (Cwcr)
195
Core Watchdog Service Register (Cwsr)
196
Burst Configuration Register (Bcr)
197
Core Fault Address Register (Cfadr)
198
Core Fault Location Register (Cfloc)
199
Core Fault Data Register (Cfdtr)
200
Core Data Fault Recovery Registers
202
Overview
203
Xbs Control Registers (Xbs_Crsn)
207
Port Output Data Registers (Podr_X)
221
Port Data Direction Registers (Pddr_X)
222
Port Pin Data/Set Data Registers (Ppdsdr_X)
223
Port Clear Output Data Registers (Pclrr_X)
225
Pin Assignment Registers (Par_X)
226
Flexbus Mode Select Control Register (Mscr_Flexbus)
233
Sdram Mode Select Control Register (Mscr_Sdram)
234
Drive Strength Control Registers (Dscr_X)
235
Port Digital I/O Timing
237
Interrupt Pending Registers (Iprhn, Iprln)
242
Interrupt Mask Register (Imrhn, Imrln)
243
Interrupt Force Registers (Intfrchn, Intfrcln)
244
Interrupt Configuration Register (Iconfign)
245
Set Interrupt Mask Register (Simrn)
246
Current Level Mask Register (Clmask)
247
Saved Level Mask Register (Slmask)
248
Interrupt Control Register (Icr0N, Icr1N, (N = 00, 01, 02, ..., 63))
249
Interrupt Sources
250
Software And Level 1–7 Iack Registers (Swiackn, L1Iackn–L7Iackn)
252
Prioritization Between Interrupt Controllers
255
Low-Power Wake-Up Operation
256
Low-Power Mode Operation
260
Eport Pin Assignment Register (Eppar)
261
Eport Data Direction Register (Epddr)
262
Edge Port Interrupt Enable Register (Epier)
263
Edge Port Pin Data Register (Eppdr)
264
Debug Mode
267
Edma Error Status Register (Edma_Es)
269
Edma Enable Request Register (Edma_Erq)
272
Edma Enable Error Interrupt Registers (Edma_Eei)
273
Edma Set Enable Request Register (Edma_Serq)
274
Edma Set Enable Error Interrupt Register (Edma_Seei)
275
Edma Clear Interrupt Request Register (Edma_Cint)
276
Edma Clear Error Register (Edma_Cerr)
277
Edma Clear Done Status Bit Register (Edma_Cdne)
278
Edma Interrupt Request Register (Edma_Int)
279
Edma Channel N Priority Registers (Dchprin)
280
Transfer Control Descriptors (Tcdn)
281
Edma Basic Data Flow
289
Dma Programming Errors
295
Dma Transfer
296
Edma Tcdn Status Monitoring
299
Channel Linking
300
Dynamic Programming
301
Byte Enables/Byte Write Enables (Fb_Be/Bwe[3:0])
305
Chip-Select Mask Registers (Csmr0–Csmr5)
307
Chip-Select Control Registers (Cscr0–Cscr5)
308
Data Transfer Operation
312
Data Byte Alignment And Physical Connections
313
Flexbus Timing Examples
314
Basic Read Bus Cycle
315
Basic Write Bus Cycle
316
Timing Variations
320
Burst Cycles
325
Misaligned Operands
329
Bus Errors
330
Terminology
333
Interface Recommendations
335
Sdram Sdr Connections
340
Sdram Ddr Component Connections
342
Termination Example
343
Sdram Control Register (Sdcr)
345
Sdram Configuration Register 1 (Sdcfg1)
347
Sdram Configuration Register 2 (Sdcfg2)
349
Sdram Chip Select Configuration Registers (Sdcsn)
350
Page Management
357
Transfer Size
358
Module Identification Registers
366
Device/Host Timer Registers
369
Capability Registers
370
Operational Registers
374
Device Data Structures
405
Device Operation
412
Servicing Interrupts
430
Deviations From The Ehci Specifications
431
Lcdc Screen Start Address Register (Lcd_Ssar)
440
Lcdc Size Register (Lcd_Sr)
441
Lcdc Cursor Position Register (Lcd_Cpr)
442
Lcdc Cursor Width Height And Blink Register (Lcd_Cwhb)
443
Lcdc Color Cursor Mapping Register (Lcd_Ccmr)
444
Lcdc Panel Configuration Register (Lcd_Pcr)
445
Lcdc Horizontal Configuration Register (Lcd_Hcr)
448
Lcdc Panning Offset Register (Lcd_Por)
449
Lcdc Sharp Configuration Register (Lcd_Scr)
450
Lcdc Pwm Contrast Control Register (Lcd_Pccr)
452
Lcdc Refresh Mode Control Register (Lcd_Rmcr)
453
Lcdc Interrupt Configuration Register (Lcd_Icr)
454
Lcdc Interrupt Enable Register (Lcd_Ier)
455
Lcdc Interrupt Status Register (Lcd_Isr)
456
Lcdc Graphic Window Start Address Register (Lcd_Gwsar)
458
Lcdc Graphic Window Virtual Page Width Register (Lcd_Gwvpw)
459
Lcdc Graphic Window Position Register (Lcd_Gwpr)
460
Lcdc Graphic Window Dma Control Register (Lcd_Gwdcr)
462
Graphic Window On Screen
466
Panning
467
Black-And-White Operation
469
Color Generation
470
Frame Rate Modulation Control (Frc)
472
Panel Interface Signals And Timing
473
Bpp Mode Color Stn Panel
476
Asp Control Register (Asp_Cr)
484
Asp Sample Setting Register (Asp_Set)
487
Asp Sample Timing Register (Asp_Tim)
488
Asp Interrupt/Dma Control Register (Asp_Icr)
489
Asp Status Register (Asp_Sr)
490
Asp Sample Fifo (Asp_Sfifo)
491
Asp Fifo Pointer Register (Asp_Fifop)
492
Asp Clock Divider Register (Asp_Clkd)
493
Touchscreen Controller Function
494
General Adc Function
496
Touchscreen Mode 01—Single Round
499
Touchscreen Mode 01—Auto
500
Touchscreen Mode 10—Single Round
501
Touchscreen Mode 10—Auto
502
Touchscreen Mode 11—Single Round
503
Touchscreen Mode 11—Auto
504
General Purpose Adc—Single Round
506
Touchscreen Calibration—Single Round
507
Touchscreen Calibration – Auto
508
The Can System
512
Flexcan Configuration Register (Canmcr)
516
Flexcan Control Register (Canctrl)
519
Flexcan Free Running Timer Register (Timer)
521
Rx Mask Registers (Rxgmask, Rx14Mask, Rx15Mask)
522
Flexcan Error Counter Register (Errcnt)
523
Flexcan Error And Status Register (Errstat)
524
Interrupt Mask Register (Imask)
526
Interrupt Flag Register (Iflag)
527
Rx Individual Masking Registers (Rximr0–15)
531
Functional Overview
532
Arbitration Process
533
Matching Process
534
Message Buffer Managing
535
Locking And Releasing Message Buffers
536
Can Protocol Related Frames
537
Time Stamp
538
Interrupts
541
Pwm Enable Register (Pwme)
545
Pwm Polarity Register (Pwmpol)
546
Pwm Prescale Clock Select Register (Pwmprclk)
547
Pwm Center Align Enable Register (Pwmcae)
548
Pwm Scale A Register (Pwmscla)
549
Pwm Scale B Register (Pwmsclb)
550
Pwm Channel Counter Registers (Pwmcntn)
551
Pwm Channel Period Registers (Pwmpern)
552
Pwm Shutdown Register (Pwmsdn)
553
Pwm Channel Timers
556
Ssi Transmit Data Registers 0 & 1 (Ssi_Tx0/1)
576
Ssi Receive Data Registers 0 & 1 (Ssi_Rx0/1)
578
Ssi Receive Fifo 0 & 1 Registers
579
Ssi Control Register (Ssi_Cr)
580
Ssi Interrupt Status Register (Ssi_Isr)
582
Ssi Interrupt Enable Register (Ssi_Ier)
588
Ssi Transmit Configuration Register (Ssi_Tcr)
589
Ssi Receive Configuration Register (Ssi_Rcr)
591
Ssi Clock Control Register (Ssi_Ccr)
592
Ssi Fifo Control/Status Register (Ssi_Fcsr)
593
Ssi Ac97 Control Register (Ssi_Acr)
595
Ssi Ac97 Command Address Register (Ssi_Acadd)
596
Ssi Ac97 Command Data Register (Ssi_Acdat)
597
Ssi Receive Time Slot Mask Register (Ssi_Rmask)
598
Normal Mode
599
Ac97 Mode
609
Ssi Clocking
611
External Frame And Clock Operation
614
Receive Interrupt Enable Bit Description
616
Rtc Seconds Counter Register (Rtc_Seconds)
622
Rtc Seconds Alarm Register (Rtc_Alrm_Sec)
623
Rtc Interrupt Status Register (Rtc_Isr)
624
Rtc Interrupt Enable Register (Rtc_Ier)
625
Rtc Stopwatch Minutes Register (Rtc_Stpwch)
627
Rtc General Oscillator Clock Upper Register (Rtc_Gocu)
628
Alarm
630
Minute Stopwatch
631
Pit Control And Status Register (Pcsrn)
635
Pit Modulus Register (Pmrn)
636
Pit Count Register (Pcntrn)
637
Free-Running Timer Operation
638
Dma Timer Mode Registers (Dtmrn)
643
Dma Timer Extended Mode Registers (Dtxmrn)
644
Dma Timer Event Registers (Dtern)
645
Dma Timer Reference Registers (Dtrrn)
646
Dma Timer Capture Registers (Dtcrn)
647
Calculating Time-Out Values
650
Serial Clock (Dspi_Sck)
655
Dspi Transfer Count Register (Dspi_Tcr)
658
Dspi Status Register (Dspi_Sr)
663
Dspi Dma/Interrupt Request Select And Enable Register (Dspi_Rser)
665
Dspi Push Tx Fifo Register (Dspi_Pushr)
666
Dspi Pop Rx Fifo Register (Dspi_Popr)
668
Dspi Receive Fifo Registers 0–15 (Dspi_Rxfrn)
669
Serial Peripheral Interface (Spi) Configuration
671
Master Mode
672
Slave Mode
672
Fifo Disable Operation
672
Tx Fifo Buffering Mechanism
672
Rx Fifo Buffering Mechanism
673
Dspi Baud Rate And Clock Delay Generation
674
Transfer Formats
676
Continuous Selection Format
680
Continuous Serial Communications Clock
682
Interrupts/Dma Requests
683
Power Saving Features
685
Delay Settings
687
Calculation Of Fifo Pointer Addresses
688
Uart Mode Registers 1 (Umr1N)
695
Uart Mode Register 2 (Umr2N)
696
Uart Status Registers (Usrn)
697
Uart Clock Select Registers (Ucsrn)
699
Uart Receive Buffers (Urbn)
701
Uart Transmit Buffers (Utbn)
702
Uart Auxiliary Control Register (Uacrn)
703
Uart Baud Rate Generator Registers (Ubg1N/Ubg2N)
705
Uart Output Port Command Registers (Uop1N/Uop0N)
706
Transmitter And Receiver Operating Modes
708
Looping Modes
712
Automatic Echo Mode
713
Local Loopback Mode
713
Remote Loopback Mode
713
Multidrop Mode
714
Bus Operation
716
Uart Module Initialization Sequence
718
Slave Address Transmission
732
Acknowledge
733
Clock Synchronization And Arbitration
735
Handshaking And Clock Stretching
736
Post-Transfer Software Response
737
Generation Of Repeated Start
738
Signal Descriptions
742
Real-Time Trace Support
743
Begin Execution Of Taken Branch (Pst = 0X5)
744
Shared Debug Resources
747
Bdm Address Attribute Register (Baar)
750
Address Attribute Trigger Register (Aatr)
751
Trigger Definition Register (Tdr)
752
Program Counter Breakpoint/Mask Registers (Pbr0–3, Pbmr)
755
Address Breakpoint Registers (Ablr, Abhr)
757
Data Breakpoint And Mask Registers (Dbr, Dbmr)
758
Background Debug Mode (Bdm)
759
Bdm Serial Interface
760
Receive Packet Format
761
Bdm Command Set
762
Coldfire Bdm Command Format
764
Command Sequence Diagrams
765
Command Set Descriptions
766
Real-Time Debug Support
780
Concurrent Bdm And Processor Operation
782
Processor Status, Debug Data Definition
783
Supervisor Instruction Set
788
Freescale-Recommended Bdm Pinout
789
Test Clock Input (Tclk)
793
Test Reset/Development Serial Clock (Trst/Dsclk)
794
Idcode Register
795
Boundary Scan Register
796
Jtag Instructions
797
Idcode Instruction
798
Highz Instruction
799
Clamp Instruction
799
Bypass Instruction
799
Previous
Page
1
...
800
801
Advertisement
Table of Contents
Related Manuals for Freescale Semiconductor MCF52277
Computer Hardware Freescale Semiconductor MC68HC08KH12 Datasheet
Freescale semiconductor microcontrollers data sheet (262 pages)
Computer Hardware Freescale Semiconductor MC68HC908MR16 Datasheet
Freescale semiconductor microcontrollers data sheet (282 pages)
Computer Hardware Freescale Semiconductor MCF5480 Reference Manual
Freescale semiconductor circuit board reference manual (1032 pages)
Computer Hardware Freescale Semiconductor M68HC08 Reference Manual
Using the asb520 mc68hc908qt2 based infrared remote control reference pc board designer reference manual (30 pages)
Computer Hardware Freescale Semiconductor ColdFire MCF52210 ColdFire MCF52211 ColdFire MCF52212 ColdFire MCF52213 Reference Manual
Coldfire integrated microcontroller (576 pages)
Computer Hardware Freescale Semiconductor MCF54455 Reference Manual
(921 pages)
Computer Hardware Freescale Semiconductor MC9S08PT60 Reference Manual
(679 pages)
Computer Hardware Freescale Semiconductor MCF5329 Reference Manual
Devices supported: mcf5327; mcf5328; mcf53281; mcf5329 (924 pages)
Computer Hardware Freescale Semiconductor Target Interface MMDS0508 User Manual
Target interface (86 pages)
Computer Hardware Freescale Semiconductor MCS08QG8 Manual
(103 pages)
Computer Hardware Freescale Semiconductor M9328MX21ADSE User Manual
Application development system (64 pages)
Computer Hardware Freescale Semiconductor MPC8260 PowerQUICC II Family Reference Manual
(1360 pages)
Computer Hardware Freescale Semiconductor MPC5604P User Manual
Controller board (43 pages)
Computer Hardware Freescale Semiconductor MPC8349EA PowerQUICC II Pro Hardware Specifications
Integrated host processor (112 pages)
Computer Hardware Freescale Semiconductor metrowerks CodeWarrior User Manual
(60 pages)
Computer Hardware Freescale Semiconductor PowerPC MPC823 Reference Manual
The microprocessor for mobile computing (1348 pages)
Related Content for Freescale Semiconductor MCF52277
PowerPC MPC823 Translation Table Structure
Freescale Semiconductor PowerPC MPC823
TWR-K60N512 Contents
Freescale Semiconductor TWR-K60N512
i.MX53 1.2. I.mx53-Quick Start Board Kit Contents
Freescale Semiconductor i.MX53
QorIQ TWR-LS1021A OOBE Demo Kit Contents
Freescale Semiconductor QorIQ TWR-LS1021A OOBE Demo
i.MX31 PDK 1.4 Cd-Rom Contents
Freescale Semiconductor i.MX31 PDK 1.4
MPC8569E-MDS-PB Revisions Table
Freescale Semiconductor MPC8569E-MDS-PB
MPC8349EA MDS Contents
Motorola MMDS0508 Contents
Freescale Semiconductor Motorola MMDS0508
TWR-WIFI-G1011MI Jumper Table
Freescale Semiconductor TWR-WIFI-G1011MI
MSC8156EVM Hardware Kit Contents
Freescale Semiconductor MSC8156EVM
KW2xDxxx Hole Specification/Tool Table
Freescale Semiconductor KW2xDxxx
MPC850 Risc Timer Table Parameter Ram And Timer Table Entries
Freescale Semiconductor MPC850
MPC8260 PowerQUICC II Serial Protocol Table
Freescale Semiconductor MPC8260 PowerQUICC II
SC140 DSP Core Exception Vector Address Table
Freescale Semiconductor SC140 DSP Core
MCF5480 Programming Model Table
Freescale Semiconductor MCF5480
MC68HC08KH12 Contents
Freescale Semiconductor MC68HC08KH12
Table of Contents
Print
Rename the bookmark
Delete bookmark?
Delete from my manuals?
Login
Sign In
OR
Sign in with Facebook
Sign in with Google
Upload manual
Upload from disk
Upload from URL