Tim6 And Tim7 Register Map; Table 68. Tim6 And Tim7 Register Map And Reset Values - ST STM32F207 Series Reference Manual

Advanced arm-based 32-bit mcus
Hide thumbs Also See for STM32F207 Series:
Table of Contents

Advertisement

RM0033
16.4.9

TIM6 and TIM7 register map

TIMx registers are mapped as 16-bit addressable registers as described in the table below.
Offset
Register
TIMx_CR1
0x00
Reset value
TIMx_CR2
0x04
Reset value
0x08
TIMx_DIER
0x0C
Reset value
TIMx_SR
0x10
Reset value
TIMx_EGR
0x14
Reset value
0x18
0x1C
0x20
TIMx_CNT
0x24
Reset value
TIMx_PSC
0x28
Reset value
TIMx_ARR
0x2C
Reset value
Refer to

Table 68. TIM6 and TIM7 register map and reset values

Reserved
Reserved
Reserved
Section 3.3: Memory map
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
0
0
0
0
1
1
for the register boundary addresses.
RM0033 Rev 9
Basic timers (TIM6 and TIM7)
0
MMS[2:0]
0
0
0
CNT[15:0]
0
0
0
0
0
0
0
0
0
PSC[15:0]
0
0
0
0
0
0
0
0
0
ARR[15:0]
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
495/1381
495

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32F207 Series and is the answer not in the manual?

Questions and answers

Table of Contents