D9.9
TRCCIDCVR0, Context ID Comparator Value Register 0
The TRCCIDCVR0 contains a Context ID value.
Bit field descriptions
The TRCCIDCVR0 is a 64-bit register.
RES0, [63:32]
VALUE, [31:0]
Bit fields and details not provided in this description are architecturally defined. See the Arm
Architecture Reference Manual Armv8, for Armv8-A architecture profile.
The TRCCIDCVR0 can be accessed through the external debug interface, offset
100798_0300_00_en
63
32
31
0
RES
Reserved.
RES0
The data value to compare against.
Copyright © 2016–2018 Arm Limited or its affiliates. All rights
D9.9 TRCCIDCVR0, Context ID Comparator Value Register 0
Figure D9-8 TRCCIDCVR0 bit assignments
reserved.
Non-Confidential
D9 ETM registers
Value
.
0x600
0
®
D9-508
Need help?
Do you have a question about the Cortex-A76 Core and is the answer not in the manual?