STMicroelectronics STM32WL5 Series Reference Manual page 1310

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Serial peripheral interface / integrated interchip sound (SPI/I2S)
Bits 7:0 I2SDIV[7:0]: I2S linear prescaler
I2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values.
Refer to
Note: These bits should be configured when the I2S is disabled. They are used only when the I2S is
in master mode.
They are not used in SPI mode.
1310/1450
Section 37.7.3 on page
1289.
RM0453 Rev 5
RM0453

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL5 Series and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32wl55 seriesStm32wl54 series

Table of Contents