Figure 491. Event Flags And Interrupt Generation; Bxcan Interrupts - ST STM32L4x6 Reference Manual

RM0351
42.8

bxCAN interrupts

Four interrupt vectors are dedicated to bxCAN. Each interrupt source can be independently
enabled or disabled by means of the CAN Interrupt Enable Register (CAN_IER).
•
The transmit interrupt can be generated by the following events:
–
–
–
•
The FIFO 0 interrupt can be generated by the following events:
–
–
–

Figure 491. Event flags and interrupt generation

Transmit mailbox 0 becomes empty, RQCP0 bit in the CAN_TSR register set.
Transmit mailbox 1 becomes empty, RQCP1 bit in the CAN_TSR register set.
Transmit mailbox 2 becomes empty, RQCP2 bit in the CAN_TSR register set.
Reception of a new message, FMP0 bits in the CAN_RF0R register are not '00'.
FIFO0 full condition, FULL0 bit in the CAN_RF0R register set.
FIFO0 overrun condition, FOVR0 bit in the CAN_RF0R register set.
DocID024597 Rev 3
Controller area network (bxCAN)
1469/1693
1494