Fujitsu FR60 Hardware Manual page 603
Hide thumbs
Also See for FR60:
- Hardware manual (636 pages) ,
- User manual (104 pages) ,
- User manual (26 pages)
Table of Contents
Advertisement
Table A-1 I/O Map (3 / 10)
Address
+0
RCR1[W]B,H,W
0000B0
H
00000000
CCRH0[R/W]B,H,W
0000B4
H
00000000
CCRH1[R/W]B,H,W
0000B8
H
00000000
________
0000BC
H
SSR3[R/W]B,H,W
0000C0
H
00001000
UTIM3[R]H(UTIMR3[W]H)
0000C4
H
SSR4[R/W]B,H,W
0000C8
H
00001000
UTIM4[R]H(UTIMR4[W]H)
0000CC
H
EIRR1[R/W]B,H,W
0000D0
H
00000000
0000D4
H
0000D8
H
XXXXXXXXXXXXXXXX
0000DC
H
XXXXXXXXXXXXXXXX
0000E0
________
H
0000E4
H
XXXXXXXXXXXXXXXX
0000E8
H
XXXXXXXXXXXXXXXX
0000EC
H
XXXXXXXXXXXXXXXX
0000F0
H
XXXXXXXXXXXXXXXX
0000F4
H
OCS67[R/W]B,H,W
0000F8
H
________
0000FC
H
000100
H
to
________
000114
H
000118
H
00011C
H
*3: The MB91F353A/351A/352A/353A do not have this register. Access is not allowed.
+1
*3
RCR0[W]B,H,W
00000000
CCRL0[R/W]B,H,W
00001000
*3
CCRL1[R/W]B,H,W
00001000
________
SIDR3[R]
SORR3[W]B,H,W
XXXXXXXX
0000000000000000
SIDR4[R]
*3
SORR4[W]B,H,W
XXXXXXXX
*3
0000000000000000
*3
ENIR1[R/W]B,H,W
00000000
TCDT[R/W]H,W
0000000000000000
IPCP1[R]H,W
IPCP3[R]H,W
ICS23[R/W]B,H,W
00000000
*3
OCCP1[R/W]H,W
*3
OCCP3[R/W]H,W
*3
OCCP5[R/W]H,W
*3
OCCP7[R/W]H,W
OCS23[R/W]B,H,W
1110110000001100
*3
1110110000001100
________
________
GCN10[R/W]H
0011001000010000
________
Register
+2
*3
UDCR1[R]B,H,W
00000000
________
*3
________
________
SCR3[R/W]B,H,W
00000100
________
*3
SCR4[R/W]B,H,W
*3
00000100
________
*3
ELVR1[R/W]B,H,W
00000000
________
IPCP0[R]H,W
XXXXXXXXXXXXXXXX
IPCP2[R]H,W
XXXXXXXXXXXXXXXX
________
OCCP0[R/W]H,W
XXXXXXXXXXXXXXXX
OCCP2[R/W]H,W
XXXXXXXXXXXXXXXX
OCCP4[R/W]H,W
XXXXXXXXXXXXXXXX
OCCP6[R/W]H,W
XXXXXXXXXXXXXXXX
OCS01[R/W]B,H,W
1110110000001100
OCS45[R/W]B,H,W
1110110000001100
________
________
________
________
APPENDIX A I/O Map
+3
UDCR0[R]B,H,W
00000000
8/16-bit Up/
CSR0[R/W]B,H,W
Down counter 0,
00000000
*3
1
*3
CSR1[R/W]B,H,W
00000000
________
Reserved
SMR3[R/W]B,H,W
UART3
00--0---
UTIMC3[R/W]B
U-timer/UART3
000001
*3
SMR4[R/W]B,H,W
UART4
00--0---
*3
U-timer/UART4
UTIMC4[R/W]B
*3
000001
*3
Ext int
(INT8-15)
TCCS[R/W]B,H,W
16-bit free-
00000000
running timer
16-bit ICU
ICS01[R/W]B,H,W
00000000
*3
16-bit OCU
*3
*3
________
Reserved
________
Reserved
GCN20[R/W]B
PPG control 0
00000000
Reserved
Block
*3
*3
*3
585
Advertisement
Table of Contents
