CHAPTER 4 EXTERNAL BUS INTERFACE
cycle is not inserted. If a hold extension cycle for determining the address is required, set the W02 bit and
insert the address → CS delay. Since CS is negated for each access operation, this hold extension cycle is
enabled.
180