Fujitsu FR60 Hardware Manual page 212

CHAPTER 4 EXTERNAL BUS INTERFACE
●
16-bit bus width
Figure 4.4-8 shows the access operations for a bus width of 16 bits.
(A) Word access
(a) PA1/PA0="00"
(1) Output A1/A0="00"
(2) Output A1/A0="10"
MSB
(1) 00
(2)
10
16-bit
(B) Halfword access
(a) PA1/PA0="00"
(1) Output A1/A0="00"
(1)
00
10
(C) Byte access
(a) PA1/PA0="00"
(1) Output A1/A0="00"
(1)
00
10
194
Figure 4.4-8 16-bit Bus Width Access
(b) PA1/PA0="01"
(1) Output A1/A0="00"
(2) Output A1/A0="10"
LSB
(1) 00
01
(2)
10
11
(b) PA1/PA0="01"
(1) Output A1/A0="00"
(1)
00
01
10
11
(b) PA1/PA0="01"
(1) Output A1/A0="01"
(1) 00
01
10
11
(c) PA1/PA0="10"
(1) Output A1/A0="00"
(2) Output A1/A0="10"
01
(1)
00 01
11
(2)
10 11
(c) PA1/PA0="10"
(1) Output A1/A0="10"
01
00 01
11
(1) 10 11
(c) PA1/PA0="10"
(1) Output A1/A0="10"
01
00 01
11
10 11
(1)
(d) PA1/PA0="11"
(1) Output A1/A0="00"
(2) Output A1/A0="10"
(1)
00 01
(2)
10 11
(d) PA1/PA0="11"
(1) Output A1/A0="10"
00 01
(1) 10 11
(d) PA1/PA0="11"
(1) Output A1/A0="11"
00 01
(1) 10 11