Fujitsu FR60 Hardware Manual page 216

Hide thumbs Also See for FR60:
Table of Contents

Advertisement

CHAPTER 4 EXTERNAL BUS INTERFACE
■ Little Endian Data Format
Figure 4.4-11 shows the relationship between the internal register and external data bus based on the data
format of word access (when the LD and ST instructions are executed).
Figure 4.4-11 Word Access (When LD and ST Instructions Executed)
Figure 4.4-12 shows the relationship between the internal register and external data bus based on the data
format of halfword access (when the LDUH and STH instructions are executed).
Figure 4.4-12 Halfword Access (When LD and ST Instructions Executed)
Figure 4.4-13 shows the relationship between the internal register and external data bus based on the data
format of byte access (when the LDUB and STB instructions are executed).
Figure 4.4-13 Byte Access (When LDUB and STB Instructions Executed)
a) Output address low-order digits 00
Internal
External
register
bus
D31
AA
D23
D15
D7
AA
D0
198
D31
D23
D15
D7
D0
a) Output address low-order digits 00
Internal
External
register
bus
D31
BB
D23
AA
D15
AA
D7
BB
D0
b) Output address low-order digits 01
Internal
External
register
bus
D31
D31
D23
D23
AA
D15
D15
D7
D7
AA
D0
D0
Internal
External
register
bus
D31
AA
DD
D23
BB
CC
D15
CC
BB
D7
DD
AA
D0
b) Output address low-order digits 10
Internal
register
D31
D31
D23
D23
D15
D15
AA
D7
D7
BB
D0
D0
c) Output address low-order digits 10
Internal
External
register
bus
D31
D31
D23
D23
D15
D15
AA
D7
D7
AA
D0
D0
External
bus
D31
D23
D15
BB
D7
AA
D0
d) Output address low-order digits 11
Internal
External
register
bus
D31
D31
D23
D23
D15
D15
D7
D7
AA
AA
D0
D0
D31
D23
D15
D7
D0

Advertisement

Table of Contents
loading

This manual is also suitable for:

Mb91350a series

Table of Contents