Figure 7.31 Basic Access Timing
7.6.4
Wait State Control
When the clock frequency is raised, 1 cycle may not always be sufficient for all states to end, as
the basic access does. Setting bits in the WCR and MCR enable the state to be lengthened. Figure
172 Hitachi