Hitachi SH7095 Hardware User Manual page 459

Note: 1. The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.56 Pseudo-SRAM Read Cycle (Nibble Access, PLL On, TRP = 1 Cycle, No Waits)
448 Hitachi