Notes: 1.
Dotted lines indicate a synchronous DRAM is connected.
2.
t
RDH2
3.
The DACKn waveform shown is for the case where active high has been specified.
406 Hitachi
is defined by the faster of CSn and RD.
Figure 15.14 Basic Read Cycle (No Waits, PLL On)