Hitachi SH7095 Hardware User Manual page 429

Table of Contents

Advertisement

Note: 1.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.26 Synchronous DRAM Read Bus Cycle (Bank Active, Different Row Access,
TRP = 2 Cycles, RCD = 1 Cycle, CAS Latency = 1 Cycle)
418 Hitachi

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents