Hitachi SH7095 Hardware User Manual page 418

Table of Contents

Advertisement

Notes: 1.
Dotted lines indicate a synchronous DRAM is connected.
2.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.15 Basic Write Cycle (No Waits, PLL On)
Hitachi 407

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents