Hitachi SH7095 Hardware User Manual page 419

Table of Contents

Advertisement

Notes: 1.
Dotted lines indicate a synchronous DRAM is connected.
2.
t
RDH2
3.
The DACKn waveform shown is for the case where active high has been specified.
408 Hitachi
is defined by the faster of CSn and RD.
Figure 15.16 Basic Read Cycle (No Waits, PLL Off)

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents