•
Enables DMA transfer request and auto-request from external pins, on-chip SCI, and on-chip
timers
•
Cycle-steal mode or burst mode
•
Channel priority level is selectable (fixed mode or round-robin mode)
•
Dual or single address transfer mode is selectable
•
Transfer data width: 1/2/4/16 bytes
•
Address space: 4 Gbytes; maximum transfer counts: 16,777,216
Division Unit (DIVU):
Executes 64 ÷ 32 → 32... 32 and 32 ÷ 32 → 32... 32 divisions
•
•
Overflow interrupt
16-Bit Free Running Timer (FRT) (1 Channel):
•
Selects input from three internal/external clocks
•
Input capture and output compare
•
Counter overflow, compare match, and input capture interrupt
Watchdog Timer (WDT) (1 Channel):
•
Watchdog timer or interval timer can be switched
•
Count overflow can generate an internal reset, external signal, or interrupt
•
Power-on reset or manual reset can be selected as the internal reset
Serial Communication Interface (SCI) (1 Channel):
•
Asynchronous or clocked synchronous mode is selectable
•
Simultaneous transmit and receive (full duplex)
•
On-chip baud rate generator in each channel
•
Multiprocessor communication function
Package:
•
144-pin plastic QFP (FP-144A)
4 Hitachi