Hitachi SH7095 Hardware User Manual page 445

Table of Contents

Advertisement

Note: 1.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.42 DRAM Bus Cycle (TRP = 2 Cycles, RCD = 2 Cycles, 1 Wait)
434 Hitachi

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents