Hitachi SH7095 Hardware User Manual page 525

Table of Contents

Advertisement

BSC
Bus control register 2 (BCR2)
Item
15
14
Bit Name
Initial Value
0
0
R/W
R
R
Bit
Bit Name
7, 6
Bus size specification of
area 3 (A3SZ1-
A3SZ0)(Effective only
when setting ordinary
space)
5, 4
Bus size specification of
area 2 (A2SZ1-
A2SZ0)(Effective only
when setting ordinary
space)
3, 2
Bus size specification of
area 1 (A1SZ1-A1SZ0)
Wait control register (WCR)
Item
15
14
Bit Name IW31 IW30 IW21 IW20 IW11 IW10 IW01 IW00 W31 W30 W21 W20 W11 W10 W01 W00
Initial Value
1
0
R/W
R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W R/W
Bit
Bit Name
15 to 8 Idles between cycles for
areas 3 to 0
514 Hitachi
H'FFFFFFE4
13
12
11
10
0
0
0
0
R
R
R
R
Value
0
0 Reserved (do not set)
0
1 Byte (8 bits) size
1
0 Word (16 bits) size
1
1 Longword (32 bits) size (initial value)
0
0 Reserved (do not set)
0
1 Byte (8 bits) size
1
0 Word (16 bits) size
1
1 Longword (32 bits) size (initial value)
0
0 Reserved (do not set)
0
1 Byte (8 bits) size
1
0 Word (16 bits) size
1
1 Longword (32 bits) size (initial value)
H'FFFFFFE8
13
12
11
10
1
0
1
0
Value
IW31
IW30
IW21
IW20
IW11
IW10
IW01
IW00
0
0 No idle cycle
0
1 Inserts one idle cycle
1
0 Inserts two idle cycles (initial value)
1
1 Reserved (do not set)
16/32
Bit
9
8
7
6
A3
A3
SZ1 SZ0 SZ1 SZ0 SZ1 SZ0
0
0
1
1
R
R
R/W R/W R/W R/W R/W R/W
Description
16/32
Bit
9
8
7
6
1
0
1
1
Description
5
4
3
2
A2
A2
A1
A1
1
1
1
1
5
4
3
2
1
1
1
1
1
0
0
0
R
R
1
0
1
1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents