Hitachi SH7095 Hardware User Manual page 424

Table of Contents

Advertisement

Note: Dotted lines indicate a synchronous DRAM in another CS space is connected.
Figure 15.21 Synchronous DRAM Single Read Bus Cycle
(RCD = 1 Cycle, CAS Latency = 1 Cycle, Bursts = 4, PLL On)
Hitachi 413

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents