Hitachi SH7095 Hardware User Manual page 443

Table of Contents

Advertisement

Notes: 1.
t
is defined by the faster of RD and CASxx rise.
RDH5
2.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.40 DRAM Read Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Waits, PLL = On)
432 Hitachi

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents