Hitachi SH7095 Hardware User Manual page 97

Table of Contents

Advertisement

I3-I0:
Status register interrupt mask bit.
Note: The vector number is only read from an external source when an external vector number
is specified for the IRL interrupt vector number.
86 Hitachi
Figure 5.5 Interrupt Sequence Flowchart

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents