Hitachi SH7095 Hardware User Manual page 432

Table of Contents

Advertisement

Note: 1.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.29 Synchronous DRAM Write Bus Cycle (Bank Active, Same Row Access)
Hitachi 421

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents