Hitachi SH7095 Hardware User Manual page 406

Table of Contents

Advertisement

Figure 15.9 Interrupt Signal Input Timing (With PLL1 On)
Figure 15.10 Bus Release Timing (Master Mode With PLL1 On)
Hitachi 395

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents