Hitachi SH7095 Hardware User Manual page 455

Table of Contents

Advertisement

Note: 1.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.52 Pseudo- SRAM Read Cycle
(PLL On, TRP = 1 Cycles, TRCD = 1 Cycle, No Waits)
444 Hitachi

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents