Hitachi SH7095 Hardware User Manual page 466

Table of Contents

Advertisement

Note: 1.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.63 Pseudo-SRAM Write Cycle
(Nibble Access, PLL Off, TRP = 1 Cycle, TRCD = 1 Cycle, No Waits)
Hitachi 455

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents