Hitachi SH7095 Hardware User Manual page 444

Table of Contents

Advertisement

Note: 1.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.41 DRAM Write Cycle (TRP = 1 Cycle, RCD = 1 Cycle, No Waits, PLL = On)
Hitachi 433

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents