Hitachi SH7095 Hardware User Manual page 425

Table of Contents

Advertisement

Notes: 1.
Dotted lines indicate a synchronous DRAM in another CS space is connected.
2.
The DACKn waveform shown is for the case where active high has been
specified.
Figure 15.22 Synchronous DRAM Read Bus Cycle
(RCD = 2 Cycle, CAS Latency = 2 Cycle, Bursts = 4)
414 Hitachi

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents