Figure 14-9 Oscm Block Diagram - Cisco ONS 15454 DWDM Installation And Operation Manual

Hide thumbs Also See for ONS 15454 DWDM:
Table of Contents

Advertisement

14.4.1 OSCM Card

Figure 14-9 OSCM Block Diagram

OSC Line
OC3-ULR
Optical
VOA
transceiver
The OSCM is used in amplified nodes that include the OPT-BST booster amplifier. The OPT-BST
includes the required OSC wavelength combiner and separator component. The OSCM cannot be used
in nodes where you use OC-N cards, electrical cards, or cross-connect cards. The OSCM uses Slots 8
and 10, which are also cross-connect card slots.
The OSCM supports the following features:
The OC-3 section data communications channel (SDCC) overhead bytes are used for network
communications. An optical transceiver terminates the OC-3, then it is regenerated and converted into
an electrical signal. The SDCC bytes are forwarded to the active and standby TCC2 cards for processing
via the system communication link (SCL) bus on the backplane. Orderwire bytes (E1, E2, F1) are also
forwarded via the SCL bus to the TCC2 for forwarding to the AIC-I card.
The payload portion of the OC-3 is used to carry the fast Ethernet UDC. The frame is sent to a
packet-over-SONET (POS) processing block that extracts the Ethernet packets and makes them
available at the RJ-45 connector.
The OSCM, which resides in the cross-connect slots and follows the ONS 15454 backplane architecture,
distributes the reference clock information by removing it from the incoming OC-3 signal and then
sending it to the DWDM cards. The DWDM cards then forward the clock information to the active and
standby TCC2 cards.
Cisco ONS 15454 DWDM Installation and Operations Guide, R4.7
14-28
OC-3
OC-12
ASIC
TOH &
Cell Bus
M P
MT CLKt
SCL Bus
to TCCs
OC-3 formatted OSC
Supervisory data channel (SDC) forwarded to the TCC2 cards for processing
Distribution of the synchronous clock to all nodes in the ring
100BaseT far-end (FE) user data channel (UDC)
Monitoring functions such as orderwire support and optical safety
OC-3
FPGA
POS
Processor
19.44 MHz
Line Ref clock
DC/DC
6
6
MT CLKt
0 Slot
0 Slot
1-6
12-17
Chapter 14
Card Reference
MII
FE User
Physical
FE
Data
Interface
Channel
Power supply
Input filters
BAT A&B
December 2004

Advertisement

Table of Contents
loading

Table of Contents