Irq Sense Control Registers H And L (Iscrh, Iscrl) - Hitachi H8S/2215 Series Hardware Manual

Hitachi single-chip microcomputer
Table of Contents

Advertisement

5.3.3

IRQ Sense Control Registers H and L (ISCRH, ISCRL)

The ISCR registers select the source that generates an interrupt request at pins IRQ7, and IRQ5 to
IRQ0.
Bit
Bit Name
Initial Value R/W
15
IRQ7SCB
0
14
IRQ7SCA
0
13
IRQ6SCB
0
12
IRQ6SCA
0
11
IRQ5SCB
0
10
IRQ5SCA
0
9
IRQ4SCB
0
8
IRQ4SCA
0
Rev. 3.0, 10/02, page 80 of 686
Description
R/W
IRQ7 Sense Control B
R/W
IRQ7 Sense Control A
00: Interrupt request generated at IRQ7 input low level
01: Interrupt request generated at falling edge of IRQ7
input
10: Interrupt request generated rising edge of IRQ7
input
11: Interrupt request generated at both falling and
rising edges of IRQ7 input
R/W
IRQ6* Sense Control B
R/W
IRQ6* Sense Control A
00: Setting prohibited when using on-chip USB
suspend or resume interrupt
01: Interrupt request generated at falling edge of IRQ6
input
1x: Setting prohibited
R/W
IRQ5 Sense Control B
R/W
IRQ5 Sense Control A
00: Interrupt request generated at IRQ5 input low level
01: Interrupt request generated at falling edge of IRQ5
input
10: Interrupt request generated at rising edge of IRQ5
input
11: Interrupt request generated at both falling and
rising edges of IRQ5 input
R/W
IRQ4 Sense Control B
R/W
IRQ4 Sense Control A
00: Interrupt request generated at IRQ4 input low level
01: Interrupt request generated at falling edge of IRQ4
input
10: Interrupt request generated at rising edge of IRQ4
input
11: Interrupt request generated at both falling and
rising edges of IRQ4 input

Advertisement

Table of Contents
loading

Table of Contents