Hitachi H8S/2215 Series Hardware Manual page 699

Hitachi single-chip microcomputer
Table of Contents

Advertisement

Register
Name
Bit 7
BRR_2
Bit 7
SCR_2
TIE
TDR_2
Bit 7
SSR_2
TDRE
RDR_2
Bit 7
SCMR_2
ADDRAH
AD9
ADDRAL
AD1
ADDRBH
AD9
ADDRBL
AD1
ADDRCH
AD9
ADDRCL
AD1
ADDRDH
AD9
ADDRDL
AD1
ADCSR
ADF
ADCR
TRGS1
FLMCR1
FWE
FLMCR2
FLER
EBR1
EB7
EBR2
PORT1
P17
PORT3
PORT4
PORT7
PORT9
P97
PORTA
PORTB
PB7
PORTC
PC7
PORTD
PD7
PORTE
PE7
PORTF
PF7
PORTG
Notes: *1 nn=00 to 22
*2 Short address mode
*3 Full address mode
Bit 6
Bit 5
Bit 4
Bit 6
Bit 5
Bit 4
RIE
TE
RE
Bit 6
Bit 5
Bit 4
RDRF
ORER
FER
Bit 6
Bit 5
Bit 4
AD8
AD7
AD6
AD0
AD8
AD7
AD6
AD0
AD8
AD7
AD6
AD0
AD8
AD7
AD6
AD0
ADIE
ADST
SCAN
TRGS0
SWE1
ESU1
PSU1
EB6
EB5
EB4
P16
P15
P14
P36
P35
P34
P74
P96
PB6
PB5
PB4
PC6
PC5
PC4
PD6
PD5
PD4
PE6
PE5
PE4
PF6
PF5
PF4
PG4
Bit 3
Bit 2
Bit 1
Bit 3
Bit 2
Bit 1
MPIE
TEIE
CKE1
Bit 3
Bit 2
Bit 1
PER
TEND
MPB
Bit 3
Bit 2
Bit 1
DIR
INV
AD5
AD4
AD3
AD5
AD4
AD3
AD5
AD4
AD3
AD5
AD4
AD3
CH3
CH2
CH1
CKS1
CKS0
EV1
PV1
E1
EB3
EB2
EB1
EB11
EB10
EB9
P13
P12
P11
P33
P32
P31
P43
P42
P41
P73
P72
P71
PA3
PA2
PA1
PB3
PB2
PB1
PC3
PC2
PC1
PD3
PD2
PD1
PE3
PE2
PE1
PF3
PF2
PF1
PG3
PG2
PG1
Rev. 3.0, 10/02, page 641 of 686
Bit 0
Module
Bit 0
SCI_2
CKE0
Bit 0
MPBT
Bit 0
AD2
A/D
AD2
AD2
AD2
CH0
P1
FLASH
EB0
EB8
P10
PORT
P30
P40
P70
PA0
PB0
PC0
PD0
PE0
PF0
PG0

Advertisement

Table of Contents
loading

Table of Contents