Section 9 I/O Ports - Hitachi H8S/2215 Series Hardware Manual

Hitachi single-chip microcomputer
Table of Contents

Advertisement

Table 9.1 summarizes the port functions. The pins of each port also have other functions such as
input/output or external interrupt input pins of on-chip peripheral modules. Each I/O port includes
a data direction register (DDR) that controls input/output, a data register (DR) that stores output
data, and a port register (PORT) used to read the pin states. The input-only ports do not have a DR
and a DDR.
Ports A to E have a built-in pull-up MOS function and a input pull-up MOS control register (PCR)
to control the on/off state of input pull-up MOS.
Ports 3 and A include an open-drain control register (ODR) that controls the on/off state of the
output buffer PMOS.
All the I/O ports can drive a single TTL load and 30 pF capacitive load.
Table 9.1
Port Functions (1)
Port
Description
Port 1
General I/O port
also functioning
as TPU I/O pins,
interrupt input
pins, and external
USB transceiver
I/O
Port3
General I/O port
also functioning
as SCI_0, SCI_1
pins and interrupt
input pins
Port 4
General I/O port
also functioning
as A/D converter
analog inputs
Note:
*1 On-chip USB cannot be used in mode 7.

Section 9 I/O Ports

Modes 4 and 5
Mode 6
P17/TIOCB2/TCLKD/OE
P16/TIOCA2/IRQ1
P15/TIOCB1/TCLKC/FSE0
P14/TIOCA1/IRQ0
P13/TIOCD0/TCLKB/A23/VPO
P12/TIOCC0/TCLKA/A22/RCV
P11/TIOCB0/A21/VP
P10/TIOCA0/A20/VM
P36
P35/SCK1/IRQ5
P34/RxD1
P33/TxD1
P32/SCK0/IRQ4
P31/RxD0
P30/TxD0
P43/AN3
P42/AN2
P41/AN1
P40/AN0
Input/Output
Mode 7*
Type
P17/TIOCB2/TCLKD
Schmitt
triggered input
(IRQ1, IRQ0)
P15/TIOCB1/TCLKC
P13/TIOCD0/TCLKB
P12/TIOCC0/TCLKA
P11/TIOCB0
P10/TIOCA0
Open-drain
output
Schmitt
triggered input
(IRQ5, IRQ4)
Rev. 3.0, 10/02, page 217 of 686

Advertisement

Table of Contents
loading

Table of Contents