Table of Contents
Advertisement
Register
Name
Bit 7
UIFR2
UIFR3
CK48
READY
UIER0
BRSTE
UIER1
UIER2
UIER3
CK48
READYE
UISR0
BRSTS
UISR1
UISR2
UISR3
CK48
READYS
UDSR
UCVR
UTSRH
UTSRL
D7
UTSTR0
PTSTE
UTSTR1
VBUS
UTSTR2
UTSTRB
UTSTRC
UTSTRD
UTSTRE
UTSTRF
MRA
SM1
SAR
MRB
CHNE
Rev. 3.0, 10/02, page 634 of 686
Bit 6
Bit 5
Bit 4
EP5iTR
EP5iTS
SOF
SETC
SETI
EP1iTRE
EP1iTSE
EP3iTFE
EP3iTRE
EP5iTRE
EP5iTSE
SOFE
SETCE
SETIE
EP1iTRS
EP1iTSS
EP3iTFS
EP3iTRS
EP5iTRS
EP5iTSS
SOFS
SETCS
SETIS
EP5iDE
EP4iDE
CNFV0
INTV1
D6
D5
D4
UBPM
SM0
DM1
DM0
DISEL
Bit 3
Bit 2
Bit 1
EP4oREADY EP4iTR
SPRSs
SPRSi
VBUSs
EP0oTSE
EP0iTRE
EP0iTSE
EP2o
EP2iTRE
READYE
EP4o
EP4iTRE
READYE
SPRSiE
EP0oTSS
EP0iTRS
EP0iTSS
EP2o
EP2iTRS
READYS
EP4o
EP4iTRS
READYS
EP2iDE
EP1iDE
INTV0
ALTV2
ALTV1
D10
D9
D3
D2
D1
SUSPEND OE
FSE0
RCV
VP
MD1
MD0
DTS
Bit 0
Module
EP4iEMPTY USB
VBUSi
SetupTSE
EP2i
EMPTYE
EP4i
EMPTYE
VBUSiE
SetupTSS
EP2i
EMPTYS
EP4i
EMPTYS
VBUSiS
EP0iDE
ALTV0
D8
D0
VPO
VM
Sz
DTC
Advertisement
Table of Contents
