Register Descriptions - Hitachi H8S/2215 Series Hardware Manual

Hitachi single-chip microcomputer
Table of Contents

Advertisement

15.3

Register Descriptions

The USB has the following registers for each channel.
• USB endpoint information register 00_0 to 22_4 (UEPIR00_0 to UEPIR22_4)
• USB control register (UCTLR)
• USB DMAC transfer request register (UDMAR)*
• USB device resume register (UDRR)
• USB trigger register 0 (UTRG0)*
• USB trigger register 1 (UTRG1)*
• USB FIFO clear register 0 (UFCLR0)*
• USB FIFO clear register 1 (UFCLR1)*
• USB endpoint stall register 0 (UESTL0)*
• USB endpoint stall register 1 (UESTL1)*
• USB endpoint data register 0s (UEDR0s) [for Setup data reception]
• USB endpoint data register 0i (UEDR0i) [for Control_in data transmission]
• USB endpoint data register 0o (UEDR0o) [for Control_out data reception]
• USB endpoint data register 1i (UEDR1i) * [for Interrupt_in data transmission]
• USB endpoint data register 2i (UEDR2i) * [for Bulk_in data transmission]
• USB endpoint data register 2o (UEDR2o) * [for Bulk_out data transmission]
• USB endpoint data register 3i (UEDR3i) * [for Isochronous_in data transmission]
• USB endpoint data register 3o (UEDR3o) * [for Isochronous_out data reception]
• USB endpoint data register 4i (UEDR4i) * [for Bulk_in data transmission]
• USB endpoint data register 4o (UEDR4o) * [for Bulk_out data reception]
• USB endpoint data register 5i (UEDR5i) * [for Interrupt_in data transmission]
• USB endpoint receive data size register 0o (UESZ0o) [for Control _out data reception]
• USB endpoint receive data size register 2o (UESZ2o) *[for Bulk_out data reception]
• USB endpoint receive data size register 3o (UESZ3o) *[for Isochronous_out data reception]
• USB endpoint receive data size register 4o (UESZ4o) * [for Bulk _out data reception]
• USB interrupt flag register 0 (UIFR0)*
• USB interrupt flag register 1 (UIFR1)*
• USB interrupt flag register 2 (UIFR2)*
• USB interrupt flag register 3 (UIFR3)
• USB interrupt enable register 0 (UIER0)*
• USB interrupt enable register 1 (UIER1)*
• USB interrupt enable register 2 (UIER2)*
• USB interrupt enable register 3 (UIER3)
• USB interrupt selection register 0 (UISR0)*
Rev. 3.0, 10/02, page 437 of 686

Advertisement

Table of Contents
loading

Table of Contents