Dtc Vector Register (Dtvecr) - Hitachi H8S/2215 Series Hardware Manual

Hitachi single-chip microcomputer
Table of Contents

Advertisement

8.2.8

DTC Vector Register (DTVECR)

DTVECR enables or disables DTC activation by software, and sets a vector number for the
software activation interrupt.
Bit
Bit Name Initial Value
7
SWDTE
0
6
DTVEC6
0
5
DTVEC5
0
4
DTVEC4
0
3
DTVEC3
0
2
DTVEC2
0
1
DTVEC1
0
0
DTVEC0
0
Rev. 3.0, 10/02, page 200 of 686
R/W
Description
R/W
DTC Software Activation Enable
Setting this bit to 1 activates DTC. The write value should
always be 1.
[Clearing conditions]
When the DISEL bit is 0 and the specified number of
transfers have not ended
When 0 s written to the DISEL bit after a software-
activated data transfer end interrupt (SWDTEND)
request has been sent to the CPU.
When the DISEL bit is 1 and data transfer has ended or
when the specified number of transfers have ended, this
bit will not be cleared.
R/W
DTC Software Activation Vector 6 to 0
R/W
These bits specify a vector number for DTC software
activation.
R/W
The vector address is expressed as H'0400 + (vector
R/W
number × 2). For example, when DTVEC6 to
R/W
DTVEC0 = H'10, the vector address is H'0420. When the
bit SWDTE is 0, these bits can be written.
R/W
R/W

Advertisement

Table of Contents
loading

Table of Contents