ST STM32WL55JC Reference Manual page 500

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

Nested vectored interrupt controller (NVIC)
Type of
priority
-
5
Settable
-
6
Settable
0
7
Settable
1
8
Settable
RTC_STAMP,
2
9
Settable
RTC_SSRU
3 10 Settable
RTC_WKUP
4 11 Settable
5 12 Settable
6 13 Settable
7 14 Settable
8 15 Settable
9 16 Settable
10 17 Settable
11 18 Settable
DMA1_CH1
12 19 Settable
DMA1_CH2
13 20 Settable
DMA1_CH3
14 21 Settable
DMA1_CH4
15 22 Settable
DMA1_CH5
16 23 Settable
DMA1_CH6
17 24 Settable
DMA1_CH7
18 25 Settable
19 26 Settable
20 27 Settable
21 28 Settable
22 29 Settable
23 30 Settable
24 31 Settable
25 32 Settable
TIM1_TRG_COM
26 33 Settable
500/1454
Table 89. CPU1 vector table (continued)
Acronym
PendSV
Pendable request for system service
SysTick
SysTick timer
WWDG
Window watchdog early wakeup
PVD,
PVD through EXTI[16] (IMR2[20])
PVM[3]
PVM[3] through EXTI[34] (IMR2[18])
TAMP,
TAMP tamper
RTC timestamp
LSE_CSS,
LSECSS interrupt (IMR1[0])
RTC SSR underflow interrupt (IMR1[2])
RTC wakeup interrupt
Flash memory global interrupt and Flash memory ECC
FLASH
single error interrupt
RCC
RCC global interrupt
EXTI0
EXTI line 0 interrupt through EXTI[0]
EXTI1
EXTI line 1 interrupt through EXTI[1]
EXTI2
EXTI line 2 interrupt through EXTI[2]
EXTI3
EXTI line 3 interrupt through EXTI[3]
EXTI4
EXTI line 4 interrupt through EXTI[4]
DMA1 channel 1 non-secure interrupt
DMA1 channel 2 non-secure interrupt
DMA1 channel 3 non-secure interrupt
DMA1 channel 4 non-secure interrupt
DMA1 channel 5 non-secure interrupt
DMA1 channel 6 non-secure interrupt
DMA1 channel 7 non-secure interrupt
ADC
ADC global interrupt
DAC
DAC global interrupt
C2SEV,
CPU2 SEV through EXTI[40]
PWR_C2H
PWR CPU2 HOLD wakeup interrupt
COMP
COMP2 and COMP1 interrupt through EXTI[22:21]
EXTI[9:5]
EXTI line [9:5] interrupt through EXTI[9:5] (IMR1[25:21])
TIM1_BRK
Timer 1 break interrupt
TIM1_UP
Timer 1 Update
Timer 1 trigger and communication
TIM1_CC
Timer 1 capture compare interrupt
Description
RM0453 Rev 2
(1)(2)
RM0453
Address
0x0000 0038
0x0000 003C
0x0000 0040
0x0000 0044
0x0000 0048
0x0000 004C
0x0000 0050
0x0000 0054
0x0000 0058
0x0000 005C
0x0000 0060
0x0000 0064
0x0000 0068
0x0000 006C
0x0000 0070
0x0000 0074
0x0000 0078
0x0000 007C
0x0000 0080
0x0000 0084
0x0000 0088
0x0000 008C
0x0000 0090
0x0000 0094
0x0000 0098
0x0000 009C
0x0000 00A0
0x0000 00A4
0x0000 00A8

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL55JC and is the answer not in the manual?

This manual is also suitable for:

Stm32wl5 seriesStm32wl54 series

Table of Contents

Save PDF