Pwr Control Register 3 (Pwr_Cr3) - ST STM32WL55JC Reference Manual

Advanced arm-based 32-bit mcus with sub-ghz radio solution
Table of Contents

Advertisement

RM0453
Bits 15:13 PD[15:13]: Port PC[y] pull-down (y = 13 to 15)
When set, each bit activates the pull-down on PC[y] when both APC bits are set in
control register 3 (PWR_CR3)
Bits 12:7 Reserved, must be kept at reset value.
Bits 6:0 PD[6:0]: Port PC[y] pull-down bit y (y = 0 to 6)
When set, each bit activates the pull-down on PC[y] when both APC bits are set in
control register 3 (PWR_CR3)
6.6.15
PWR port H pull-up control register (PWR_PUCRH)
This register is not reset when exiting Standby modes and with PWRRST bit in the
RCC_APB1RSTR1 register.
Access: additional APB cycles are needed to access this register versus those needed for a
standard APB access (three for a write and two for a read).
Address offset: 0x058
Reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
Bits 31:4 Reserved, must be kept at reset value.
Bit 3 PU3: Port PH[3] pull-up
When set, this bit activates the pull-up on PH[3] when both APC bit are set in
register 3 (PWR_CR3)
not activated if the corresponding PH[3] bit is also set.
Bits 2:0 Reserved, must be kept at reset value.
6.6.16
PWR port H pull-down control register (PWR_PDCRH)
This register is not reset when exiting Standby modes and with PWRRST bit in the
RCC_APB1RSTR1 register.
Access: additional APB cycles are needed to access this register versus those needed for a
standard APB access (three for a write and two for a read).
Address offset: 0x05C
Reset value: 0x0000 0000
31
30
29
Res.
Res.
Res.
Res.
15
14
13
Res.
Res.
Res.
Res.
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
and in
28
27
26
25
Res.
Res.
Res.
12
11
10
9
Res.
Res.
Res.
and in
PWR CPU2 control register 3
and in
PWR CPU2 control register 3
24
23
22
Res.
Res.
Res.
8
7
6
Res.
Res.
Res.
PWR CPU2 control register 3
24
23
22
Res.
Res.
Res.
8
7
6
Res.
Res.
Res.
RM0453 Rev 2
Power control (PWR)
(PWR_C2CR3).
(PWR_C2CR3).
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
Res.
Res.
PU3
Res.
rw
(PWR_C2CR3). The pull-up is
21
20
19
18
Res.
Res.
Res.
Res.
5
4
3
2
Res.
Res.
PD3
Res.
rw
PWR
PWR
17
16
Res.
Res.
1
0
Res.
Res.
PWR control
17
16
Res.
Res.
1
0
Res.
Res.
267/1454
275

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the STM32WL55JC and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Stm32wl5 seriesStm32wl54 series

Table of Contents

Save PDF